

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

## DISPLAY DEVICE

### BACKGROUND OF THE INVENTION

The present invention relates to a display device, and,  
5 more particularly, to a method <sup>of</sup> ~~for~~ arranging a plurality of transistors, which are prepared by a pseudo single crystallization technique (SELAX: Selectively Enlarging LAsEr X'tallization or a method similar to ~~this~~ SELAX), <sup>in a display device</sup> for example, <sup>a</sup> ~~1~~ pair of transistors.

10 A TFT (Thin Film Transistor) type liquid crystal display module has been popularly used as a display device <sup>in</sup> ~~of~~ a notebook type personal computer <sup>and</sup> ~~for~~ the like.

<sup>an example of such a</sup> As ~~the~~ liquid crystal display module, there <sup>is a</sup> ~~has been also~~ known ~~a~~ display module which <sup>employs</sup> ~~forms~~ thin film transistors (TFT) <sup>formed</sup> ~~1~~  
15 on polysilicon.

<sup>there is</sup> On the other hand, ~~a~~ a technique which recrystallizes polysilicon or amorphous silicon in the lateral direction (direction parallel to a substrate) using laser beams, so as to increase <sup>the</sup> ~~a~~ particle size thereof (see brochure of  
20 International Publication 97/45827 (hereinafter referred to as a patent literature 1) and Society for Information Display 2002 (SID 02) DIGEST pp. 158-161 (hereinafter referred to as a non-patent literature 1)).

<sup>For example,</sup> it has been reported that, by forming thin  
25 film transistors on a semiconductor (silicon) layer, which is

formed by a method described in the above-mentioned non-patent literature 1, the mobility ( $\mu$ ) can be enhanced about three times compared to thin film transistors formed on a usual polysilicon film.

5

#### SUMMARY OF THE INVENTION

Fig. 11 is a ~~view for explaining~~ <sup>diagram illustrating</sup> a pseudo single crystallization method of ~~polycrystalline~~ <sup>forming</sup> silicon using laser beams <sup>as</sup> described in the above-mentioned non-patent literature

10 1.

In this method, laser beams 4 are irradiated to a polycrystalline silicon film 2 <sup>that has been</sup> formed on a glass substrate 1, while scanning the glass substrate 1 in the direction of ~~an~~ <sup>the</sup> arrow A shown in Fig. 11. As the laser beams 4, continuous (CW: Continuous Wave) laser beams are used.

15

Due to this laser beam irradiation, ~~the~~ <sup>the</sup> temperature of the polycrystalline silicon film 2 is elevated, and, hence, the polycrystalline silicon film 2 is melted. Then, when the irradiation ~~position~~ advances to the next position, the

20

temperature of the polycrystalline silicon film 2 is again lowered so that the polycrystalline silicon film 2 is recrystallized, whereby a polycrystalline film <sup>is formed, in</sup> which ~~has~~ <sup>the</sup> particles thereof <sup>are of</sup> large size <sup>in</sup> in a thin strip shape in the lateral direction ~~is formed~~.

25

Hereinafter, in this specification, this polycrystalline

film is defined as a pseudo single crystal region 3. However, the method ~~for~~<sup>of</sup> forming the pseudo single crystal region 3 is not limited to the method described in the non-patent literature 1, and ~~the~~<sup>a</sup> polycrystalline film <sup>which has been</sup> formed by <sup>another</sup> ~~a~~<sup>method</sup> <sup>which is</sup> similar to the method described in the non-patent literature 1, is also <sup>to be</sup> included in the definition of the pseudo single crystal region 3.

Since such melting and recrystallization <sup>tends to</sup> advance in ~~the~~<sup>a</sup> direction opposite to the scanning direction (the direction of the arrow A shown in Fig. 11) <sup>on</sup> ~~of~~ the glass substrate 1, the crystal growth direction (the direction of an arrow B shown in Fig. 11) of the pseudo single crystal region 3 assumes ~~the~~<sup>a</sup> direction parallel to and opposite to the scanning direction <sup>on</sup> ~~of~~ the glass substrate 1.

15 In this recrystallization, <sup>the</sup> ~~that are~~ laser beams are converted into linear beams <sup>that are</sup> elongated in the Y direction using a beam expander.

The laser irradiation intensities in the X direction and the Y direction during such an operation are shown in Fig. 12 and Fig. 13. In Fig. 12 and Fig. 13, <sup>the</sup> ~~an~~ axis of abscissas indicates the position and <sup>the</sup> ~~an~~ axis of ordinates indicates the laser beam intensity.

The laser beam intensity distribution in the X direction exhibits <sup>a</sup> ~~the~~ substantially <sup>Gaussian</sup> ~~Gauss~~ distribution, while the laser beam intensity distribution in the Y direction generates a slight difference in intensity within a crystallization range between

Y1-Y2 (a range indicated by C shown in Fig. 13), and the state of crystallization is changed in response to the difference in intensity.

Further, even when the distribution of <sup>the</sup> intensity of <sup>the</sup> laser beam at the position in the Y direction is fixed, there arises <sup>the</sup> following drawback.

That is, in view of the fact that it is difficult to continue the growth of crystals in the lateral direction over an extremely long region, ~~there exists~~ <sup>exists</sup> the following case. That is, in the course of the formation of the pseudo single crystal region 3, the irradiation of the laser beams 4 to the polycrystalline silicon film 2 is prevented, or the intensity of the laser beams 4 is decreased, so as to stop the growth of the crystals in the lateral direction temporarily. Then, at the position <sup>spaced</sup> away from one pseudo single crystal region 3, which is already formed, the laser beams having a given intensity <sup>are</sup> again irradiated to form another pseudo single crystal region 3 at another position separate from the previous position.

Further, although the laser beams 4 have a shape which is elongated in the direction (Y direction) which crosses the scanning direction (X direction), rather than <sup>being elongated in</sup> the scanning direction, <sup>the</sup> ~~a~~ length in the Y direction is extremely small compared to the size of the substrate, such as the glass substrate 1. Accordingly, there may be a case <sup>in which</sup> ~~that~~ by performing ~~the~~ reciprocating scanning, while shifting the position in the Y

direction each time the scanning reaches an end of the glass substrate 1, another pseudo single crystal region 3 is formed at a position different from the previous position.

In this manner, when the pseudo single crystal regions 3 are formed at a plurality of positions ~~in~~ two or more times separately, there may be a case <sup>in which</sup> ~~that~~ the state of the crystallization differs delicately for every formed pseudo single crystal region 3, or a case <sup>in which</sup> ~~that~~ the characteristics of the thin film transistor formed on the pseudo single crystal region 3 differs for every pseudo single crystal region 3.

By forming the thin film transistor on the semiconductor layer formed by the method described in the above-mentioned non-patent literature 1, it is possible to prepare a liquid crystal display module which incorporates peripheral circuits, such as drive circuits therein.

In such a liquid crystal display module which incorporates the peripheral circuits therein, a reference voltage generating circuit for a digital/anologue converting circuit (DAC) incorporated in the liquid crystal display module is necessary, or a differential amplifying circuit is necessary for buffer amplifiers, which are provided to respective drain signal lines.

The differential amplifying circuit requires a pair of transistors which agree in <sup>the</sup> transistor characteristics <sup>thereof</sup> (or <sup>exhibit</sup> having a small relative error in transistor characteristics, thus having a favorable matching).

However, as mentioned previously, in the above-mentioned non-patent literature 1, depending on the intensity distribution of <sup>the</sup> laser beams <sup>used</sup> for recrystallization, the pair of transistors delicately differ in <sup>the</sup> crystallized state <sup>thereby</sup>, and, hence, there arises a drawback <sup>in</sup> that the relative error in the characteristics of the pair of transistors which are formed on the recrystallized silicon layer is increased.

Accordingly, there has been a case <sup>in which a</sup> ~~that, the~~ thin film transistor which is formed on <sup>a</sup> ~~the~~ semiconductor layer by the method described in the previously-mentioned non-patent literature 1 gives rise to a problem when the transistor is applied to an analogue circuit which is required to have high accuracy, such as a buffer amplifier for a drain driver, which is required to exhibit an offset voltage of several mV or the like.

Further, the occurrence of <sup>the</sup> drawbacks explained heretofore is not limited to the pseudo single crystallization technique described in the non-patent literature 1, and the drawbacks may arise in a case <sup>in which</sup> ~~that~~ the pseudo single crystal region <sup>in</sup> 3, which ~~grows~~ the elongated strip-like crystals <sup>grow</sup> in the lateral direction is formed using other similar pseudo single crystallization techniques.

This is because these cases are common with respect to irregularities of the intensity distribution of the laser beams 4 in the direction (Y direction) which intersects the scanning

direction (X direction), <sup>with respect to</sup> or the irregularities of the crystallized state when the separated pseudo single crystal regions 3 are formed at the plurality of positions.

The drawbacks attributed to such causes are hardly apparent when the particle size of the polycrystal is small, since the irregularities of the characteristics are made uniform due to the presence of a large number of polycrystals in respective thin film transistors. However, when the elongated strip-like crystals are grown in the lateral direction, the number of the crystals present in respective thin film transistors becomes small, and hence, the irregularities become apparent.

The present invention has been made to overcome the above-mentioned drawbacks of the related art, <sup>this</sup> and <sup>object</sup> an advantage of the present invention <sup>is</sup> to provide a display device <sup>in</sup> which ~~is capable of reducing~~ the irregularities of characteristics of <sup>a</sup> pair of transistors, which are ~~transistors~~ formed by a pseudo single crystallizing technique and are used in a differential amplifying circuit or the like. <sup>have been reduced</sup>

The above-mentioned and other <sup>objects</sup> advantages and novel features of the present invention will become apparent from the description <sup>provided in</sup> of this specification and <sup>from the</sup> attached drawings <sup>a</sup>

To ~~briefly explain the~~ <sup>aspects</sup> summary of ~~the~~ representative inventions <sup>will be set forth</sup> out of the invention disclosed in this specification <sup>they are</sup> as follows.



The present invention is directed to a display device which includes a semiconductor layer formed on a substrate and a plurality of thin film transistors having semiconductor layers, wherein <sup>a</sup> semiconductor layer includes a first pseudo single crystal region and a second pseudo single crystal region which is formed at a position separated from the first pseudo single crystal region, and ~~one~~ of the plurality of thin film transistors, two or more thin film transistors, which are required to exhibit small irregularities relative to each other as ~~the~~ characteristics of the transistors, are arranged in the same pseudo single crystal region.

Further, the present invention is also directed to a display device which includes semiconductor layers formed on a substrate and having pseudo single crystal regions and a plurality of thin film transistors arranged ~~in the~~ inside of the pseudo single crystal regions, wherein in <sup>a</sup> ~~the~~ pseudo single crystal region, the semiconductor includes crystals which are grown in an elongate strip-like shape in the direction parallel to the substrate, and ~~one~~ of the plurality of thin film transistors, two or more thin film transistors, which are required to exhibit small irregularities relative to each other as ~~the~~ characteristics of the transistors, have the direction of <sup>the</sup> ~~the~~ length of gates of the respective thin film transistors arranged with an inclination of within  $\pm 20$  degree with respect to the longitudinal direction of the strip-like grown crystals, and <sup>the</sup> ~~the~~

are arranged such that, when channel regions of the respective thin film transistors are imaginarily extended in parallel <sup>in</sup> ~~to~~ the growth direction of the strip-like grown crystals, at least portions of the channel regions <sup>are</sup> superposed <sup>on</sup> each other.

5 Further, <sup>accordance with</sup> in <sup>of the regions</sup> the present invention, <sup>the</sup> ~~the~~ rate of the superposition is 50% or more, and preferably 80% or more.

Further, the present invention is directed to a display device which includes semiconductor layers formed on a substrate and having pseudo single crystal regions and a plurality of thin film transistors arranged ~~in the~~ inside of the pseudo single crystal regions, wherein in the pseudo single crystal region, the semiconductor includes crystals which are grown in an elongate strip-like shape in the direction parallel to the substrate, and ~~out~~ of the plurality of thin film transistors, 10 two or more thin film transistors, which are required to exhibit small irregularities relative to each other as ~~the~~ <sup>the</sup> characteristics of the transistors, have the direction of ~~the~~ <sup>the</sup> length of gates of the respective thin film transistors arranged with an inclination of within  $\pm 20$  degree with respect to the longitudinal direction of the strip-like grown crystals, and <sup>they</sup> ~~are~~ 15 are arranged such that the directions of currents which flow in the respective thin film transistors are aligned with each other. 20

Here, two or more thin film transistors, which are required 25 to exhibit small irregularities relative to each other as ~~the~~

characteristics of the transistors, are formed of a differential pair of transistors which constitute a differential amplifying circuit, a pair of transistors of an active load circuit which constitute a differential amplifying circuit, or a pair of transistors of an active load circuit which constitutes a differential amplifying circuit and a transistor having a gate thereof, to which an output voltage of the active load circuit is applied.

Further, two or more thin film transistors, which are required to exhibit small irregularities relative to each other as the characteristics of the transistors, are formed of a pair of transistors which constitute a current mirror circuit, or a plurality of transistors which are connected in parallel to each other and equivalently constitute one transistor.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing ~~the schematic constitution of~~ a liquid crystal display device <sup>according to</sup> an embodiment of the present invention;

Fig. 2 is a <sup>diagram showing</sup> ~~schematic view for explaining~~ a pseudo single crystal region in the liquid crystal display device of the embodiment of the present invention;

Fig. 3 is a <sup>diagrammatic perspective</sup> ~~structural view which schematically~~ showing a thin film transistor formed in the pseudo single crystal region;

Diagram illustrating a  
Fig. 4 is a ~~schematic view for explaining an arranging~~  
arrangement of  
method of ~~the~~ thin film transistors in the embodiment of the  
present invention;

Diagram illustrating a  
Fig. 5 is a ~~schematic view for explaining an arranging~~  
arrangement of  
5 method of ~~the~~ thin film transistors in the embodiment of the  
present invention;

Diagram illustrating  
Fig. 6 is a ~~schematic view for explaining another example~~  
arrangement of  
of ~~an arranging~~ method of ~~the~~ thin film transistors in the  
embodiment of the present invention;

schematic  
10 Fig. 7 is a circuit diagram showing a differential  
amplifying circuit to which the ~~arranging~~ arrangement of the thin  
film transistor in the embodiment of the present invention is  
applied;

Diagram layout of the  
Fig. 8 is a ~~view~~ showing a first ~~layout~~ example of the  
15 differential amplifying circuit shown in Fig. 7;

Diagram layout of the  
Fig. 9 is a ~~view~~ showing a second ~~layout~~ example of the  
differential amplifying circuit shown in Fig. 7;

Diagram layout of the  
Fig. 10 is a ~~view~~ showing a third ~~layout~~ example of the  
differential amplifying circuit shown in Fig. 7;

Diagram illustrating  
20 Fig. 11 is a ~~view for explaining~~ a pseudo single  
forming  
crystallizing method of polycrystal silicon using a laser.

Fig. 12 is a graph showing the intensity of laser beam  
irradiation in the X direction in the pseudo single crystallizing  
method of forming polycrystal silicon shown in Fig. 11.

25 Fig. 13 is a graph showing the intensity of laser beam

irradiation in the Y direction in the pseudo single crystallizing  
~~forming~~  
method of polycrystal silicon shown in Fig. 11.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

5 Hereinafter, <sup>various</sup> ~~the~~ embodiments of the present invention <sup>will be</sup> ~~are~~  
explained in detail in conjunction with <sup>the</sup> drawings.

Here, in all <sup>of the</sup> drawings ~~which are served for explaining~~  
~~the embodiments~~, parts <sup>have</sup> ~~to~~ which the same functions ~~are given~~  
<sup>the</sup> are indicated by same symbols, and their repeated explanation  
10 is omitted.

Fig. 1 is a block diagram showing ~~the schematic~~  
~~constitution of~~ a liquid crystal display device <sup>according to an</sup> ~~of the~~ embodiment  
of the present invention. The liquid crystal display device  
of this embodiment includes a semiconductor layer prepared by  
15 the previously-mentioned pseudo single crystallizing technique  
(for example, SELAX).

The liquid crystal display device of this embodiment  
includes a drain driver 100, a timing control circuit 200, a  
reference data generating circuit 300, a ramp voltage generating  
20 circuit 400, a gate driver 500 and a display part 800.

In the display part 800, a plurality of pixels, which are  
<sup>are formed by</sup>  
arranged in a matrix array, drain signal lines D, which supply  
a video signal voltage to respective pixels, and gate signal  
lines G, which supply a scanning signal voltage to the respective  
25 pixels ~~are formed~~.

— <sup>WR</sup> Each pixel includes a pixel transistor (GTFT), which is  
— constituted of a thin film transistor, and the pixel transistor  
(GTFT) is connected between a drain signal line D and a pixel  
electrode (IT01), and a gate thereof is connected to a gate  
5 signal line G.

Between the pixel electrode (IT01) and a counter electrode  
(also referred to as "common electrode" not shown in the drawing),  
liquid crystal is sealed, and, hence, a pixel capacity (CLC) is  
equivalently connected between the pixel electrode (IT01) and  
10 the counter electrode.

Here, in Fig. 1, for the sake of brevity of the illustration,  
only one thin film transistor (GTFT) is shown.

The drain driver 100 is constituted of a shift register  
110, a latch circuit 120, a latch circuit 130, a comparator  
15 140 and a sample holding circuit 150.

The timing control circuit 200 receives a clock <sup>signal</sup> (CLK),  
a horizontal synchronous signal (Hs), a vertical synchronous  
signal (Vs), a display timing signal (DTMG) and display data  
(Di) as input signals, and <sup>it</sup> generates signals which control the  
20 drain driver 100, the reference data generating circuit 300,  
the ramp voltage generating circuit 400 and the gate driver  
500.

Hereinafter, ~~the driving~~ <sup>a driving</sup> method of <sup>will be</sup> the liquid crystal  
display device of this embodiment ~~is~~ explained.

25 In general, for preventing the degradation of the liquid

crystal, ~~a~~<sup>the</sup> liquid crystal display device adopts an alternating driving method. In the liquid crystal display device of this embodiment, as the alternating driving method, a dot inversion method is adopted.

5 This dot inversion method is a driving method in which video signals which are applied to the pixels which are arranged close to each other assume polarities opposite to each other in the row direction, as well as in the column direction.

The shift register 110 is operated in response to a start signal (HST) and a clock signal (HCK) transmitted from the timing control circuit 200, and ~~it~~<sup>it</sup> outputs a multi-phase pulse which controls the latch circuit 120.

The latch circuit 120, in response to this multi-phase pulse, sequentially holds the display data (DATA) transmitted from the timing control circuit 200, one after another, for one horizontal scanning line.

Upon receiving ~~inputting of~~ a timing signal (LT), which is indicative of the completion of transfer of display data for one horizontal scanning line, ~~transmitted~~ from the timing control circuit 200, the latch circuit 130 simultaneously holds the display data of the latch circuit 120 at the same timing.

The comparator 140 compares ~~a~~<sup>the</sup> quantity of display data held by the latch circuit 130 and ~~a~~<sup>the</sup> quantity of the reference data (NCNT) which ~~are~~<sup>is</sup> transmitted from the reference data generating circuit 300.

~~no R~~ To be more specific, the comparator 140 is initialized in response to an initializing signal (RS) transmitted from the timing control circuit 200 and, thereafter, outputs a High level (hereinafter referred to as "H level") when the reference  
5 data (NCNT) is smaller than the display data or equal to the display data.

The reference data generating circuit 300 is an up counter which receives the <sup>signal</sup> clock (CK) and the initializing signal (RS) transmitted from the timing control circuit 200 as inputs.

10 The sample holding circuit 150 receives an output of the comparator 140, the alternating signals (M, MB), <sup>and</sup> outputs (RAMP1, RAMP2) of the ramp voltage generating circuit 400 as inputs and outputs a pixel drive voltage to the drain signal lines D on the display part 800.

15 Here, the alternating signal (M) and the alternating signal (MB) are logic signals which control the polarity of the video signal voltage applied to the pixel electrode of the display part 800, <sup>they</sup> and have the relationship of inversion, and, hence, their logics are inverted for every line or for every  
20 frame.

The output (RAMP1) of the ramp voltage generating circuit 400 is a ramp voltage of positive polarity and the output (RAMP2) of the ramp voltage generating circuit 400 is a ramp voltage of negative polarity. With respect to respective ramp voltages  
25 of the output (RAMP1) and the output (RAMP2), their absolute



values of inclination are set <sup>to be</sup> equal to each other.

The sample holding circuit 150 includes a buffer amplifier (BAA) which amplifies the ramp voltage (RAMP1) of positive polarity and a buffer amplifier (BAB) which amplifies the ramp voltage (RAMP2) of negative polarity.

In this embodiment, the drain signal lines D are driven by the buffer amplifiers, and, hence, the fluctuation of <sup>the</sup> load of the ramp voltage generating circuit 400 attributed to the display images can be suppressed, whereby it is possible to display images of high quality.

Here, the buffer amplifier (BAA) and the buffer amplifier (BAB) are provided for every two neighboring drain signal lines (for example, the drain signal line (D1) and the drain signal line (D2) shown in Fig. 1), wherein two drain signal lines use the buffer amplifier (BAA) and the buffer amplifier (BAB) in common.

Accordingly, in this embodiment, to the sample holding circuit 150, outputs of two comparators 140 which correspond to two neighboring drain signal lines are inputted.

Then, due to the operation of switching elements (SW1), which are controlled in response to the alternating signals (M, MB), an output of one comparator 140 is outputted to a switching element (SWA) which samples the ramp voltage (RAMP1) of positive polarity or a switching element (SWB) which samples the ramp voltage (RAMP2) of negative polarity. Simultaneously,

an output of another comparator 140 is outputted to the switching element (SWB) or the switching element (SWA).

Further, due to the operation of switching elements (SW2), which are controlled in response to the alternating signals (M, MB), an output of the buffer amplifier (BAA) which amplifies the ramp voltage (RAMP1) of positive polarity is outputted to one drain signal line or another drain signal line, and, at the same time, an output of the buffer amplifier (BAB) which amplifies the ramp voltage (RAMP2) of negative polarity is outputted to another drain signal line or one drain signal line.

For example, with respect to the case shown in Fig. 1, when the alternating signal (M) assumes <sup>the</sup> H level and the alternating signal (MB) assumes <sup>the</sup> L level, the output of the comparator 140 corresponding to the drain signal line (D1) is inputted to the switching element (SWA) and the output of the comparator 140 corresponding to the drain signal line (D2) is inputted to the switching element (SWB). Further, the output voltage of the buffer amplifier (BAA) is inputted to the drain signal line (D1) and the output voltage of the buffer amplifier (BAB) is inputted to the drain signal line (D2).

Further, when the alternating signal (M) assumes <sup>the</sup> L level and the alternating signal (MB) assumes <sup>the</sup> H level, the output of the comparator 140 corresponding to the drain signal line (D1) is inputted to the switching element (SWB) and the output of the comparator 140 corresponding to the drain signal line

(D2) is inputted to the switching element (SWA). Further, the output voltage of the buffer amplifier (BAB) is inputted to the drain signal line (D1) and the output voltage of the buffer amplifier (BAA) is inputted to the drain signal line (D2).

5           Accordingly, the polarity of the video signal supplied to the drain signal lines D can be inverted for every horizontal scanning line between the neighboring drain signal lines. In Fig. 1, symbol LS indicates a level shift circuit.

10           The gate driver 500 is operated in response to the start signal (VST) and the clock <sup>signal</sup> (CL) transmitted from the timing control circuit 200, and <sup>it</sup> outputs the scanning signal which sequentially turns on the pixel transistors (GTFT), one after another, for one horizontal scanning line period to the gate signal lines G on the display part 800.

15           Images are displayed on the display part 800 in accordance with such operations.

          In this embodiment, since the alternating is performed by the sample holding circuit 150, the ramp voltages (RAMP1, RAMP2) which are outputted from the ramp voltage generating circuit 400 can be held at the positive polarity and the negative polarity without changing the polarity, whereby the voltage amplitude can be decreased and the power consumption can be reduced.

25           Further, the output impedance of the ramp generating circuit 400 can be reduced, and, hence, the delay time can be

shortened, whereby ~~the~~ display images of high quality can be obtained.

Diagram showing  
Fig. 2 is a ~~schematic view for explaining~~ the pseudo single crystal regions in the liquid crystal display device of this embodiment.

As shown in Fig. 2, in this embodiment, ~~a~~ peripheral circuits <sup>are</sup> 810 ~~is~~ arranged around <sup>the</sup> periphery of the display part 800; and, the drain driver 100, the timing control circuit 200, the reference data generating circuit 300, the ramp voltage generating circuit 400 and the gate driver 500 are arranged in the peripheral circuits <sup>s</sup> 810.

These circuits are formed of semiconductor layers (above-mentioned pseudo single crystal regions) which are formed on the glass substrate 1.

Here, the above-mentioned pseudo single crystal regions 820 (corresponding to the symbol 3 in Fig. 11) are formed in an island shape in an arrow (→) direction <sup>as</sup> shown in Fig. 2. This is because the pseudo single crystal regions 820 are formed by scanning the glass substrate 1 in the direction opposite to the arrow (→) direction shown in Fig. 2. A plurality of thin film transistors are arranged in one pseudo single crystal region 820.

As mentioned previously, when the polycrystal silicon is <sup>melted</sup> ~~melted~~ and recrystallized to form <sup>a</sup> ~~the~~ pseudo single crystal region, the state of the recrystallization is changed depending

on the difference in the intensity of the laser beam irradiation.

Accordingly, when the thin film transistors are formed on the pseudo single crystal region 820, ~~there arise the~~ <sup>arise</sup> irregularities in the characteristics (for example, mobility or the like) of the thin film transistors for every pseudo single crystal region 820.

~~To address this problem~~  
Accordingly, in this embodiment, a plurality of thin film transistors, which are required to have small irregularities as ~~the~~ characteristics of the thin film transistors, are formed within the same pseudo single crystal region.

That is, for example, a differential pair of transistors of a differential amplifying circuit, or a pair of transistors which constitute a current mirror circuit or the like, are formed on the same pseudo single crystal region. Due to such a constitution, it is possible to reduce the irregularities of <sup>the</sup> characteristics of the thin film transistors.

~~Diagram~~  
Fig. 3 is a ~~structural view~~ which schematically shows the thin film transistors formed in the pseudo single crystal region.

The thin film transistor shown in Fig. 3 is formed such that the pseudo single crystal region 820 is formed into a smaller island-like region 5 by etching or the like, a gate oxide film 13 is formed on the region 5, and a gate electrode 12 is formed on the gate oxide film 13. A plurality of regions 5 are formed in one pseudo single crystal region 820, and hence, a plurality

of thin film transistors are formed in one pseudo single crystal region 820.

Here, in Fig. 3, numeral 10 indicates a source region, numeral 11 indicates a drain region, an arrow A indicates the scanning direction <sup>on</sup> of the glass substrate 1, and an arrow B indicates the crystallization direction.

With respect to the thin film transistors which are formed on the pseudo single crystal region 820, <sup>that has been</sup> formed in an island shape, to obtain the favorable mobility, it has been known to arrange the direction of the source-drain (direction of <sup>the</sup> length of <sup>the</sup> gate) substantially parallel to the crystal growth direction (direction of the arrow B in Fig. 3). In this case, the thin film transistors may be arranged such that the direction of the length of the gate <sup>is disposed at</sup> makes an inclination within  $\pm 20$  degrees with respect to the longitudinal direction of the crystals.

Hereinafter, the <sup>arrangement of</sup> ~~arranging~~ method of a plurality of thin film transistors, which are required to have small irregularities as ~~the~~ characteristics of the thin film transistors <sup>according to</sup> of this embodiment, <sup>will be</sup> ~~is~~ explained by taking a pair of thin film transistors as an example.

<sup>diagram showing a method of</sup> Fig. 4 is a ~~schematic view for explaining the~~ ~~method of~~ thin film transistors according to this embodiment.

As shown in Fig. 4, in this embodiment, not only <sup>are</sup> the source-drain direction of respective thin film transistors (TFT1, TFT2) ~~are~~ arranged substantially parallel (within  $\pm 20$

degrees) to the crystal growth direction (direction of the arrow B shown in Fig. 4), but also a straight line which connects the centers of <sup>the</sup> gate widths (W) of the respective thin film transistors (TFT1, TFT2) is arranged <sup>to be</sup> parallel to the crystal growth direction.

By adopting such an arrangement, the pair of transistors (TFT1, TFT2) are formed in the portion of the pseudo single crystal region which is ~~not~~ <sup>melted</sup> with the same laser beam intensity irradiation and thereafter recrystallized, ~~the pair transistors (TFT1, TFT2) are formed~~ and, hence, it is possible to obtain ~~the~~ favorable matching of the transistor characteristics by reducing the irregularities of the characteristics of the thin film transistors.

Here, in this embodiment, it is not always necessary to arrange the straight line which connects the centers of the gate widths (W) of the respective thin film transistors (TFT1, TFT2) <sup>to be</sup> parallel to the crystal growth direction.

As shown in Fig. 5, two or more thin film transistors (TFT1, TFT2), which are required to have small irregularities as ~~the~~ characteristics of the thin film transistors, are arranged such that the direction of the length of the gates of the respective thin film transistors <sup>is inclined</sup> ~~makes an inclination~~ within  $\pm 20$  degrees with respect to the longitudinal direction of the crystals which are grown in a strip shape. At the same time, these thin film transistors (TFT1, TFT2) may be also arranged such that <sup>first</sup> a region, which is formed by imaginarily extending

the channel region of the thin film transistor (TFT1), having the gate width (E), in parallel to the growth direction of the strip-like grown crystal, and a <sup>second</sup> region, which is formed by imaginarily extending the channel region of the thin film transistor (TFT2), having the gate width (W), in parallel to the growth direction of the strip-like grown crystal, have at least portions thereof <sup>which are</sup> superposed <sup>on</sup> each other.

Here, ~~a rate of such superposed portions~~ <sup>the extent to which portions are</sup> is 50% or more, and preferably 80% or more. That is, it is desirable that the length of D shown in Fig. 5 is 50% or more, and preferably 80% or more, of the gate width (W) of the thin film transistor (TFT2).

~~Here,~~ <sup>features</sup> In addition to the above-mentioned ~~embodiment~~, it is further desirable <sup>in this embodiment</sup> that these thin film transistors (TFT1, TFT2) are arranged in the inside of the same pseudo single crystal region 820 ~~out~~ of the plurality of pseudo single crystal regions 820. The same goes for the embodiments <sup>that will be</sup> explained hereinafter.

Fig. 6 is a <sup>diagram showing</sup> ~~schematic view for explaining~~ another example of the ~~arranging~~ <sup>arrangement of</sup> method of thin film transistors ~~at~~ <sup>according to</sup> this embodiment.

The example shown in Fig. 6 is directed to <sup>a method of arrangement</sup> ~~the arranging~~ method in which the irregularities of the characteristics of two thin film transistors (TFT1, TFT2) which differ in the gate width (W1, W2) can be decreased.

Also, <sup>is</sup> in this embodiment, not only the source-drain



direction ~~to be~~ substantially parallel to the crystal growth direction (arrow direction B shown in Fig. 6), but also a straight line which connects the centers of the gate widths (W1, W2) is arranged parallel to the crystal growth direction.

5 This example is particularly effective when the gate width is sufficiently smaller than a long side of the laser beams. This is because the distribution of ~~the~~ laser beam intensity substantially approximates a straight line in the narrow width region; and, hence, the correlation between the characteristics  
10 of the thin film transistor and the crystallized state at the center of the gate width can be established.

Fig. 7 is a circuit diagram showing a differential amplifying circuit to which the ~~arranging~~ <sup>arrangement of</sup> method of the thin film transistors of this embodiment is applied.

15 In Fig. 7, N-type MOS transistors <sup>431, 432</sup> (simply referred to as NMOS <sup>transistors</sup> hereinafter) ~~(431, 432)~~ are differential-pair thin film transistors which constitute a differential pair. Further, P-type MOS transistors <sup>433, 434</sup> (simply referred to as PMOS <sup>transistors</sup> hereinafter) ~~(433, 434)~~ <sup>provided as</sup> are a pair of thin film transistors which constitute  
20 an active load circuit, and PMOS 435 is a transistor having a gate to which an output of the active load circuit is applied.

Further, the NMOS <sup>transistors</sup> ~~(437, 438)~~ or the NMOS <sup>transistors</sup> ~~(437, 439)~~ are <sup>provided as</sup> ~~a~~ pairs of thin film transistors which constitute <sup>respective</sup> ~~the~~ current mirror circuits <sup>respectively</sup>.

25 Fig. 8 is a <sup>diagram</sup> ~~view~~ showing a first example of <sup>a</sup> layout of

the differential amplifying circuit <sup>shown</sup>~~show~~ in Fig. 7.

Portions surrounded by an ellipse 30 ~~shown~~ <sup>transistors</sup> in Fig. 8 are regions in which the PMOS ~~4433~~, 434, 435 <sup>shown</sup> in Fig. 7 are arranged, wherein respective thin film transistors are arranged  
5 such that a line which connects the centers of the gate widths <sup>the</sup> of ~~respective~~ thin film transistors is substantially arranged <sup>in</sup> parallel to the crystallizing direction.

Further, a portion surrounded by an ellipse 31 ~~shown~~ <sup>transistors</sup> in Fig. 8 is a region in which the NMOS ~~4431~~, 432 <sup>shown</sup> in Fig.  
10 7 are arranged, wherein respective thin film transistors are arranged such that a line which connects the centers of the <sup>the</sup> gate widths of ~~respective~~ thin film transistors is substantially <sup>in</sup> arranged parallel to the crystallizing direction.

In the same manner, a portion surrounded by an ellipse <sup>transistors</sup> 32 ~~shown~~ in Fig. 8 is a region in which the NMOS ~~4437~~ to 439 <sup>shown</sup> in Fig. 7 are arranged, wherein respective thin film transistors are arranged such that a line which connects the <sup>the</sup> centers of the gate widths of ~~respective~~ thin film transistors is substantially arranged <sup>in</sup> parallel to the crystallizing  
20 direction.

<sup>transistor</sup> Here, the PMOS ~~4435~~ and the NMOS <sup>transistor</sup> ~~4439~~ have <sup>the</sup> ~~gate~~ width thereof set to a value <sup>which is</sup> twice as large as the gate width of <sup>the</sup> other transistors. Further, all thin film transistors shown in Fig. 8 are arranged ~~in the~~ inside of the same pseudo single crystal  
25 region 820.

Fig. 9 is a <sup>diagram</sup>~~view~~<sup>a</sup> showing a second example of layout of the differential amplifying circuit show in Fig. 7.

<sup>What</sup>~~A portion which~~<sup>different</sup> makes this example differs from the example shown in Fig. 8 lies in the ~~layout~~<sup>layout of transistors</sup> method of, the PMOS<sub>435</sub> and the NMOS<sub>439</sub>.

In the example shown in Fig. 9, two transistors having the same gate width as the width of ~~the~~<sup>the</sup> other transistors ~~are used~~<sup>in place of each of these two transistors,</sup> so as to increase ~~a~~<sup>the</sup> current (source-drain current) capacity ~~by~~<sup>by</sup> twice.

Fig. 10 is a <sup>diagram</sup>~~view~~<sup>the</sup> showing a third example of layout of the differential amplifying circuit ~~shown~~<sup>shown</sup> in Fig. 7.

<sup>What</sup>~~A portion which~~<sup>the fact</sup> makes this example differ from the example shown in Fig. 8 lies in ~~that~~<sup>the fact</sup> the directions of currents which flow in respective transistors (source-drain currents "i" shown in Fig. 10) are aligned with each other. Due to such a layout, it is possible to decrease the irregularities of the characteristics of the thin film transistors, and hence, ~~the~~<sup>the</sup> matching property of a transistor pair ~~which constitute a pair~~ can be enhanced.

Here, in Fig. 8 to Fig. 10, x indicates through holes (contact holes) while a dotted line indicates a wiring layer formed as a lower layer.

<sup>accordance with</sup>As explained above, in ~~this~~<sup>accordance with</sup> embodiment, a plurality of thin film transistors, which are required to have small irregularities as ~~the~~ characteristics of the thin film

transistors, for example, a pair of transistors, are arranged such that the gate widths of the pair transistors are set <sup>to be</sup> equal; and, at the same time, the straight line which connects the centers of the gate widths become parallel to the crystallizing direction of the pseudo single crystal region.

As a result, the distribution of <sup>the</sup> intensity of <sup>the</sup> laser beams irradiated to the channel regions of the pair <sup>of</sup> transistors becomes equal, and, hence, the relative error in the characteristics of the pair <sup>of</sup> transistors can be decreased.

Further, even when the matching of transistors which differ in ~~the~~ gate width is acquired using the current mirror circuit, the pair <sup>of</sup> transistors are arranged such that the straight line which connects the centers of the gate widths becomes parallel to the crystallizing direction.

As a result, the average value of the intensity of laser beams in the gate width direction can be made equal, and, hence, the relative error in the characteristics of the pair <sup>of</sup> transistors can be decreased.

Further, when <sup>a</sup> ~~the~~ current ratio of <sup>an</sup> integer times is ensured by the current mirror circuit, for example, using <sup>a</sup> ~~the~~ transistor having <sup>a</sup> ~~the~~ gate width which is equal to the reference width and ~~the~~ transistors having the same gate width which are <sup>an</sup> integer times larger than the former transistor in number, all of these transistors are arranged such that the straight line which connects the centers of the gate widths becomes parallel to

the crystallizing direction.

As a result, the distribution of intensity of laser beams irradiated to the channel regions of the pair of transistors becomes equal, and hence, the relative error in the characteristics of the pair of transistors can be decreased.

Here, it is possible to combine these embodiments with modifications which were explained in conjunction with Fig. 5.

Due to such constitutions, according to the display device of this embodiment, since the reference voltage generating circuit which supplies the reference voltage to the built-in DAC can be formed on the substrate on which the display part 800 is also formed, it is possible to reduce the number of exteriorly mounted parts, whereby it is possible to provide a highly reliable display device.

Further, since the buffer amplifiers of the drain driver can be formed on the substrate on which the display part 800 is formed, it is possible to produce a display of high quality ~~image~~ <sup>using</sup> by a line sequential driving method.

Here, although the present invention is explained in conjunction with the embodiments which are applied to the liquid crystal display module, it is needless to say that the present invention is not limited to these embodiments, and the present invention is applicable to other display devices, such as <sup>on</sup> ~~the~~ EL display device, <sup>or to semiconductor devices in general</sup>.

Although the present invention which are made by the inventors

has been  
~~are~~ specifically explained based on the above-mentioned  
embodiments, it is needless to say that the present invention~~s~~  
is ~~are~~ not limited to these embodiments, that and various modifications  
are conceivable without departing from the gist of the present  
5 invention.

A summary of  
~~To briefly explain,~~ the advantageous effect obtained by  
~~the typical inventions out of the invention~~ disclosed in this  
specification ~~is~~ is as follows.

in according to  
~~According to~~ the display device ~~of~~ the present invention,  
10 it is possible to reduce ~~the~~ irregularities in the of characteristics  
of a of the pair transistors which are formed using the pseudo single  
crystallizing technique and which are used in a ~~the~~ differential  
amplifying circuit or the like.